Recently, we reported COC (chip on chip) device with Au stud bumps.
Introduction
A number of compact single-chip CMOS single-photon avalanche diode (SPAD) imaging arrays have been proposed for time-correlated single-photon or photon-counting applications, such as fluorescence-lifetime imaging microscopy, fluorescence correlation spectroscopy, wave front sensing in astronomy, ranging, and 3-D cameras. (2) (3) (4) (5) (6) However, the imagers typically have low fill factor, i.e. a low proportion of the pixel's surface that is light sensitive, due to in-pixel circuitry. (7) 3D integration technologies have several merits in that they not only ensure low power, high speed, and high density, but also high fill factor for CMOS SPAD imaging arrays. (8) (9) (10) (11) (12) Recently, we fabricated and reported a COC device with Au stud bumps.
(1) However, the bump shapes are not appropriate for fine pitch. Fig. 1 shows a SEM cross-section view of Au stud bumps. (1) The bump edges are round so that there is not enough working space, since in total ("a" and "b" space) occupies 6 m out of 45 m (bump size). Therefore, the working space exhibits a 13-% loss.
So we propose a 3D integration technology with AlSi/TiN bumps to improve the fine pitch in COC devices. The edges are sharp and the top surface has a high degree of flatness; it is thus suitable for fine pitch COC devices. 
COC devices layout
We designed 2 types of IC (bottom-side chip, top-side chip) for a COC device with Al-Si/TiN bumps. Fig. 2 shows the overlapping layout of bottom-side chip (pink color) and top-side chip (black color). The COC layout has 10 measurement circuits for testing the 3D connection resistance. There are 2 types of bump shapes (square type and rectangle type). And the bump area was varied from 480 m 2 to 4489 m 2 . 
Top-side and bottom-side chips
We fabricated two chips (top-side chip and bottom-side chip) at TU Delft. Fig. 4 and Fig. 5 show the top-side chip and bottom-side chip, respectively, where the black area ("a") is a SiO2 layer. A layer of 800 nm was deposited by PECVD on c-Si substrate. The brown pattern ("b") are AlSi/TiN layers. A 6-µm Al-Si layer was deposited on SiO2 by sputtering for making 3D connection bumps. A 30-nm TiN layer was deposited on Al-Si by sputtering as an oxidation resistant layer. 
COC bonding
The COC device was bonded with ACP (anisotropic conductive paste). The ACP (TAP0402E) has Ni particles and epoxy resin. It supported 3D connections and adhesion between top and bottom chips. Fig. 6 shows ACP-coated bottom-side chip. 
3D connection characteristics
We measured 3D connection characteristics by fourterminal sensing. Fig. 9 shows I-V characteristics of the 3D connection resistance. The connection is using Al-Si/TiN bumps. The output voltage increases linearly with the supplying current with a resistance of 0.726 . Fig. 10 shows the resistance of a square type electrode for each area. The resistance decreases commensurately by the connection area without 1 point. The point located on left side in Fig. 8(a) . The little gap loss the connecting area on the left side. We have to care the flat condition for reducing bonding errors. The minimum resistance is 0.2  at 2025 m 2 . The resistance of conventional method (using Au stud bump) is 2.18  at 1963 m 2 . So the resistance of Al-Si/TiN bumps are lower than the Au stud bumps. Fig. 9 . 3D connection using Al-Si/TiN bumps characteristics. Fig. 10 . Resistance of square type electrode for each area. Fig. 11 plots the resistance of rectangle shaped electrodes for each area. The resistance decreases commensurately by the connection area without 2 points. These point located on left side in Fig. 8(a) . The little gap also loss the connecting area on the left side. 
Conclusions
To improve the fill factor of CMOS-SPAD imaging arrays, Al-Si/TiN bumps are used on a COC device instead of Au stud bumps. The Al-Si/TiN bumps still keep sharp edges with flat tops after bonding. The entire surface of the chip was successfully bonded. So the Al-Si/TiN bumps are appropriate for fine pitch compare with Au stud bump. The 3D contact resistance was measured by four-terminal sensing. The resistance decreases commensurately by the connection area. The minimum resistance is 0.2  at 2025 m 2 .
